

11-20-00

PTO/SB/05 (11-00)

Approved for use through 10/31/2002 OMB 0651-0032  
U.S. Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

Please type a plus sign (+) inside this box



# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	004800.P004
First Inventor	Jack B. Dennis
Title	Multi-Thread Peripheral Processing Using Dedicated Peripheral Bus
Express Mail Label No.	EL466329138US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO: Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

- ☒ Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
- ☒ Applicant claims small entity status.  
See 37 CFR 1.27.
- ☒ Specification [Total Pages 28]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to sequence listing, a table, or a computer program listing appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
- ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 7]
- Oath or Declaration [Total Pages 3]
  - ☒ Newly executed (original or copy)
  - ☐ Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 18 completed)
    - ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b)
- ☐ Application Data Sheet. See 37 CFR 1.76

- ☐ CD-ROM or CD-R in duplicate, large table or Computer Program (Appendix)
- Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
  - ☐ Computer Readable Form (CRF)
  - Specification Sequence Listing on:
    - ☐ CD-ROM or CD-R (2 copies); or
    - ☐ paper
  - ☐ Statements verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

- ☒ Assignment Papers (cover sheet & document(s))
- ☐ 37 C.F.R. § 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
- ☐ English Translation Document (if applicable)
- ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
- ☐ Preliminary Amendment
- ☐ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
- ☐ Certified Copy of Priority Document(s)  
(if foreign priority is claimed)
- ☐ Request and Certification under 35 U.S.C. 122 (b)(2)(B)(i).  
Applicant must attach form PTO/SB/35 or its equivalent.
- ☒ Other: Request to Add Additional Inventors

18. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:  
☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: \_\_\_\_\_  
Prior application Information: Examiner \_\_\_\_\_ Group/Art Unit: \_\_\_\_\_

For CONTINUATION OR DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 5b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 18. CORRESPONDENCE ADDRESS

☒ Customer Number of Bar Code Label



08791

PATENT TRADEMARK OFFICE

(Insert Customer No. or Attach bar code label here)

or ☐ Correspondence address below

Name					
Address					
City		State		Zip Code	
Country		Telephone		Fax	

Name (Print/Type)	Thinh V. Nguyen	Registration No. (Attorney/Agent)	42,034
Signature		Date	11/17/00

Burden Hour Statement This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

# FEE TRANSMITTAL for FY 2000

Patent fees are subject to annual revision

**TOTAL AMOUNT OF PAYMENT** (\$) 723.00

## Complete if Known

Application Number	
Filing Date	November 17, 2000
First Named Inventor	Jack B. Dennis
Examiner Name	
Group/Art Unit	
Attorney Docket No.	004800.P004

## METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:
- Deposit Account Number: 02-2666
- Deposit Account Name: Blakely, Sokoloff, Taylor & Zafman LLP
- ☒ Charge Any Additional Fee(s) Required Under 37 CFR §§ 1.16, 1.17, 1.18 and 1.20.
- ☒ Applicant claims small entity status See 37 CFR 1.27
2. ☒ Payment Enclosed:
- ☒ Check ☐ Credit card ☐ Money Order ☐ Other

## FEE CALCULATION

### 1. BASIC FILING FEE

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
101	710	201	355	Utility filing fee	355.00
106	320	206	160	Design filing fee	
107	490	207	245	Plant filing fee	
108	710	208	355	Reissue filing fee	
114	150	214	75	Provisional filing fee	
<b>SUBTOTAL (1)</b>					<b>(\$)</b> 355.00

### 2. EXTRA CLAIM FEES

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
103	18	203	9	Claims in excess of 20	
102	80	202	40	Independent claims in excess of 3	
104	130	204	135	Multiple Dependent claim, if not paid	
109	80	209	40	**Reissue independent claims over original patent	
110	18	210	9	**Reissue claims in excess of 20 and over original patent	
<b>SUBTOTAL (2)</b>					<b>(\$)</b> 278.00

\*\*or number previously paid, if greater, For Reissues, see below

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
103	18	203	9	Claims in excess of 20	
102	80	202	40	Independent claims in excess of 3	
104	130	204	135	Multiple Dependent claim, if not paid	
109	80	209	40	**Reissue independent claims over original patent	
110	18	210	9	**Reissue claims in excess of 20 and over original patent	
<b>SUBTOTAL (2)</b>					<b>(\$)</b> 278.00

## FEE CALCULATION (continued)

### 3. ADDITIONAL FEE

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee (\$)	Fee Code	Fee (\$)		
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for reexamination	
112	920*	112	920*	*Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1,840*	*Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for response within first month	
116	390	216	195	Extension for response within second month	
117	890	217	445	Extension for response within third month	
118	1,390	218	695	Extension for response within fourth month	
128	1,890	228	945	Extension for response within fifth month	
119	310	219	155	Notice of Appeal	
120	310	220	155	Filing a brief in support of an appeal	
121	270	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidable	
141	1,240	241	620	Petition to revive - unintentional	
142	1,240	242	620	Utility issue fee (or reissue)	
143	440	243	220	Design issue fee	
144	600	244	300	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	130	123	130	Petitions related to provisional applications	
126	180	126	180	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per property (times number of properties)	40.00
146	710	246	355	Filing a submission after final rejection (37 CFR § 1.129(a))	
149	710	249	355	For each additional invention to be examined (37 CFR § 1.129(b))	
179	710	279	355	Request for Continued Examination (RCE)	
169	900	169	900	Request for expedited examination of a design application	
Other fee (specify) Request to Add Additional Inventor					50.00
Other fee (specify)					
<b>SUBTOTAL (3)</b>					<b>(\$)</b> 90.00

\*Reduced by Basic Filing Fee Paid

## SUBMITTED BY

Name (Print/Type)	Thinh V. Nguyen	Registration No. (Attorney/Agent)	42,034	Telephone	(714) 557-3800
Signature		Date	11/17/00		

**WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2039.**

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS  
SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

Our Ref. No. 004800.P004  
Express Mail No.: EL466329138US

UNITED STATES PATENT APPLICATION

FOR

**MULTI-THREAD PERIPHERAL PROCESSING**  
**USING DEDICATED PERIPHERAL BUS**

INVENTORS:

Jack B. Dennis  
Sam B. Sandbote

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP  
12400 Wilshire Blvd., 7th Floor  
Los Angeles, CA 90025-1026  
(714) 557-3800

# **MULTI-THREAD PERIPHERAL PROCESSING USING DEDICATED PERIPHERAL BUS**

## **RELATED APPLICATION**

This application claims the benefit of U.S. Provisional Application No.  
5 60/166,686, titled "Integrated Processor for Multithread with Real-Time Input-  
Output Capability" filed on November 19, 1999.

## **BACKGROUND**

### **1. Field of the Invention**

This invention relates to computer architecture. In particular, the invention  
10 relates to multi-thread computers.

### **2. Description of Related Art**

Demand in high speed data transmission has given rise to many large  
bandwidth network protocols and standards. For example, the Synchronous  
Optical Network (SONET) has a number of standards used in Wide Area Network  
15 (WAN) with speeds ranging from a few megabits per second (Mbps) to several  
gigabits per second (Gbps). Popular standards include T1 (1.5 Mbps), T3 (45  
Mbps), OC-3c (155 Mbps), OC-12c (622 Mbps), OC-48c (2.5 Gbps), OC-192c  
(10 Gbps), OC-768c (40 Gbps), etc.

In network applications, the requirements for cell processing and packet  
20 processing functions at line rates for broadband communications switches and  
routers have become increasingly difficult to satisfy, and demand multiple  
processor configurations to meet performance requirements. The processing of  
cells and packets typically requires frequent interactions with special function

devices and external units. Existing techniques are inadequate to meet real-time demands without degrading performance.

Therefore, there is a need to have a technique to perform peripheral operations for cell and packet processing.

004800.P004

## **BRIEF DESCRIPTION OF THE DRAWINGS**

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

Figure 1 is a diagram illustrating a system in which one embodiment of the  
5 invention can be practiced.

Figure 2 is a diagram illustrating a multiprocessor core shown in Figure 1 according to one embodiment of the invention.

Figure 3 is a diagram illustrating a multi-threaded processor shown in Figure 2 according to one embodiment of the invention.

10 Figure 4 is a diagram illustrating a processing slice shown in Figure 3 according to one embodiment of the invention.

Figure 5A is a diagram illustrating format of a command message according to one embodiment of the invention.

15 Figure 5B is a diagram illustrating format of a response message according to one embodiment of the invention.

Figure 6 is a diagram illustrating peripheral operations according to one embodiment of the invention.

Figure 7 is a diagram illustrating an instruction processing according to one embodiment of the invention.

## **DESCRIPTION**

The present invention is a method and apparatus to perform peripheral operations in a multi-thread processor. A peripheral bus is coupled to a peripheral unit to transfer peripheral information including a command message specifying a peripheral operation. A processing slice executes a plurality of threads and is coupled to the peripheral bus to execute peripheral operations. The plurality of threads includes a first thread sending the command message to the peripheral unit.

The command message includes at least one of a message content, a peripheral address identifying the peripheral unit, and a command code specifying the peripheral operation. The peripheral information includes a response message sent from the peripheral unit to the processing slice. The response message indicates the peripheral operation is completed and includes at least one of a thread identifier identifying the first thread, one or more result phrases, each including an operation result, a data register address specifying a data register in the processing slice to store the operation result, and an end flag indicating the last one of the result phrases.

The command message may be a wait instruction or a non-wait instruction. The processing slice disables the first thread after sending the command message if the command message is a wait instruction. The first thread continues to execute after sending the command message if the command message is a non-wait instruction. The processing slice enables the first thread after receiving the response message from the peripheral unit if the first thread was disabled.

The peripheral bus may include a bi-directional bus to transfer the command message from the processing slice to the peripheral unit and the response message from peripheral unit to the processing slice.

The processing slice includes an instruction processing unit, a thread control unit, a peripheral unit, a memory access unit, a functional unit, a condition

code memory, and a register file. The processing slice is configured to support execution of a number of threads. Several processing slices operate concurrently in a processor. A multiprocessor core may include several of these processors in a network processor system.

5           In the processing slice, the instruction processing unit processes instructions fetched from a program memory. The instruction processing unit includes an instruction fetch unit, an instruction buffer, and an instruction decoder and dispatcher. The instruction fetch unit fetches the instructions from the  
10           program memory using a number of program counters, each of which corresponds to each of the threads. The instruction buffer holds the fetched instructions waiting for execution. The instruction decoder and dispatcher decodes the instructions and dispatches the decoded instructions to the memory access unit, the functional unit, or the peripheral unit.

15           The thread control unit manages initiation and termination of at least one of the threads. The peripheral unit transfers the peripheral information between the peripheral unit and the instruction processing unit. The peripheral unit receives command messages from the processing slices to direct performance of peripheral operations and sends response messages to the processing slices to convey results of the peripheral operations to the threads. The memory access unit  
20           provides access to one of a number of data memories via a data memory switch. The functional unit performs an operation specified in one of the instructions. The condition code memory stores a number of condition codes, each of which corresponds to each of the threads. The register file has a number of data registers, of which a subset is associated with each of the threads.

25           In the following description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these specific details are not required in order to practice the present invention. In other instances, well-



known electrical structures and circuits are shown in block diagram form in order not to obscure the present invention.

Figure 1 is a diagram illustrating a system 100 in which one embodiment of the invention can be practiced. The system 100 includes a multiprocessor core 110, a memory controller 120, peripheral units 130, an off-chip program/data memory 140, and a host control processor 150.

The multiprocessor core 110 is a high-performance multi-thread computing subsystem capable of performing all functions related to network operations. These network operations may include adjusting transmission rates, handling special cells and packets used to implement flow control protocols on an individual connection basis, and supporting Asynchronous Transfer Mode (ATM) traffic management for Available Bit Rate (ABR), Variable Bit Rate (VBR), and Unspecified Bit Rate (UBR) connections. The memory controller 120 provides access to additional memory devices and includes circuitry to interface to various memory types including dynamic random access memory (DRAM) and static random access memory (SRAM). The peripheral units 130 include a number of peripheral or input/output (I/O) units for peripheral or I/O operations. The peripheral units 130 include an input interface 162, and output interface 164, a cyclic redundancy code (CRC) engine 166, a check-out content addressable memory (CAM) 168, a bit vector unit 172, and a spare 174. The input and output interfaces 162 and 164 provide interfaces to inbound and outbound network traffics, respectively. These interfaces may include line and switch/system interfaces that support industry standards, including multi-phy features such as Universal Test and Operations PHY Interface for ATM (UTOPIA). The CRC engine 166 supports segmentation and re-assembly for ATM Adaptation Layer Type 5 (AAL5) transmission of packets over ATM connections. The check-out CAM 168 is an associative memory unit that supports the maintenance of several connection records in the on-chip memory for the duration of cell processing for those connections. The bit vector unit 172 supports round-robin scheduling algorithms at the OC-48 line rate.

The off-chip program/data memory 140 includes memory devices that store programs or data in addition to the on-chip programs and data stored in the multiprocessor core 110. The host control processor 150 is a processor that performs the general control functions in the network. These functions may include connection set-up, parameter adjustment, operation monitoring, program loading and debugging support.

Figure 2 is a diagram illustrating the multiprocessor core 110 shown in Figure 1 according to one embodiment of the invention. The multiprocessor core 110 includes four multi-thread processors 210<sub>1</sub> to 210<sub>4</sub>, a split transaction switch 220, a host interface bus 250, and a peripheral bus 260. It is noted that the use of four processors is for illustrative purposes only. As is known to one skilled in the art, any reasonable number of processors can be used.

The four multi-thread processors 210<sub>1</sub> to 210<sub>4</sub> are essentially the same. Each of the processors 210<sub>1</sub> to 210<sub>4</sub> has local program and data memories for N-bit words of instructions and data, respectively. In one embodiment, N=32. The split transaction switch 210 permits each of the processors to access the data words held in any of the other three data memories with a small additional access time.

The host interface bus 250 allows the any of the four processors 210<sub>1</sub> to 210<sub>4</sub> to communicate with the host control processor 150 (Figure 1). This includes passing parameters, loading program and data, and reporting status. The peripheral bus 260 allows any one of the peripheral units 130 to communicate with any of the processors 210<sub>1</sub> to 210<sub>4</sub>. Some peripheral units may have direct memory access (DMA) channels to the local data memories of any one of the processors 210<sub>1</sub> to 210<sub>4</sub>. In one embodiment, each of these channels supports burst transfer of 32-bit data at 100 MHz clock rate, equivalent to greater than the OC-48 speed.

Figure 3 is a diagram illustrating the multi-thread processor 210 shown in Figure 2 according to one embodiment of the invention. The multi-thread

processor 210 includes four processing slices (PS's) 310<sub>1</sub> to 310<sub>4</sub>, a data memory switch 320, banks of data memory 330, a peripheral message unit 340, a control and monitor interface 350, and a program memory 360. It is noted that the use of four PS's is for illustrative purposes only. As is known by one skilled in the art, any number of PS's can be used.

The multi-thread processor 210 is a data and/or information processing machine that supports the simultaneous execution of several programs, each program being represented by a sequence of instructions. A thread is a sequence of instructions that may be a program, or a part of a program. The multi-thread processor 210 may have one or more instruction execution resources such as arithmetic logic units, branch units, memory interface units, and input-output interface units. In any operation cycle of the multi-thread processor 210, any instruction execution resource may operate to carry out execution of an instruction in any thread. Any one instruction resource unit may participate in the execution of instructions of different threads in successive cycles of processor operation. To support this mode of operation, the multi-thread processor 210 may have a separate hardware register, referred to as the program counter, for each thread that indicates the position or address of the next instruction to be executed within the thread. A multi-thread multiprocessor is a data and/or information processing system composed of several multi-thread processors.

Each of the PS's 310<sub>1</sub> to 310<sub>4</sub> contains a program sequencer and execution units to perform instruction fetch, decode, dispatch and execution for four threads. Each of the PS's operates by interleaving the execution of instructions from the four threads, including the ability to execute several instructions concurrently in the same clock cycle. The data memory switch 320 allows any of the four PS's 310<sub>1</sub> to 310<sub>4</sub> to access any data memory bank in the banks of data memories 330. The banks of memories 330 include four banks 335<sub>1</sub> to 335<sub>4</sub>: data memory banks 0 to 3. Each of the data memory banks 335<sub>1</sub> to 335<sub>4</sub> stores data to be used or accessed by any of the PS's 310<sub>1</sub> to 310<sub>4</sub>. In addition, each of the data memory banks 335<sub>1</sub> to 335<sub>4</sub> has an interface to the DMA bus to support DMA transfers

between the peripherals and data memory banks. The banks 335<sub>1</sub> to 335<sub>4</sub> are interleaved on the low-order address bits. In this way, DMA transfers to and from several of the peripheral units 130 can proceed simultaneously with thread execution without interference.

5           The four PS's 310<sub>1</sub> to 310<sub>4</sub> are connected to the peripheral message unit 340 via four PS buses 315<sub>1</sub> to 315<sub>4</sub>, respectively. The peripheral message unit 340 is a distribution or switching location to switch the peripheral bus 260 to each of the PS buses 315<sub>1</sub> to 315<sub>4</sub>. The peripheral message unit 340 is interfaced to the peripheral bus 260 via a command bus 342 and a response bus 344. The  
10       command bus 342 and the response bus 344 may be combined into one single bi-directional bus. Appropriate signaling scheme or handshaking protocol is used to determine if the information is a command message or the response message.

          When a thread in any of the four PS's 310<sub>1</sub> to 310<sub>4</sub> executes a wait or no\_wait instruction for a peripheral operation, a command message is sent from  
15       the issuing PS to the command bus 342. The command message specifies the peripheral unit where the peripheral operation is to be performed by including the address of the peripheral unit. All peripheral units connected to the peripheral bus 260 have an address decoder to decode the peripheral unit address in the command message. When a peripheral unit recognizes that it is the intended peripheral unit  
20       for the peripheral operation, it will decode the command code contained in the command message and then carry out the operation. If the command message is a wait message instruction, the issuing thread is stalled for an interval during which the responding peripheral unit carries out the peripheral operation. During this interval, the resources associated with the issuing thread are available to other  
25       threads in the issuing slice. In this way, high resource utilization can be achieved. If it is a no\_wait instruction, the issuing thread continues executing its sequence without waiting for the peripheral operation to be completed. The issuing thread may or may not need a response from the peripheral unit.

The control and monitor interface 350 permits the host control processor 150 to interact with any one of the four PS's 310<sub>1</sub> to 310<sub>4</sub> through the host interface bus 350 to perform control and monitoring functions. The program memory 360 stores program instructions to be used by any one of the threads in  
5 any one of the four PS's 310<sub>1</sub> to 310<sub>4</sub>. The program memory 360 supports simultaneous fetches of four instruction words in each clock cycle.

Figure 4 is a diagram illustrating the processing slice 310 shown in Figure 3 according to one embodiment of the invention. The processing slice 310 includes an instruction processing unit 410, a peripheral unit interface 420, a  
10 register file 430, a condition code memory 440, a functional unit 450, a memory access unit 460, and a thread control unit 470. The processing slice 310 is configured to have four threads. The use of four threads is for illustrative purposes only. As is known by one skilled in the art, any number of threads can be used.

15 The instruction processing unit 410 processes instructions fetched from the program memory 360. The instruction processing unit 410 includes an instruction fetch unit 412, an instruction buffer 414, and an instruction decoder and dispatcher 416. The instruction fetch unit 412 fetches the instructions from the program memory 360 using a plurality of program counters. Each program counter  
20 corresponds to each of the threads. The instruction buffer 414 holds the fetched instructions waiting for execution for any of the four threads. The instruction decoder and dispatcher 416 decodes the instructions and dispatches the decoded instructions to the peripheral unit 420, the register file 430, the condition code memory 440, the functional unit 450, or the memory access unit 460 as  
25 appropriate.

The thread control unit 470 manages initiation and termination of at least one of the four threads. The thread control unit 470 includes program counters 472 and a program (or code) base register unit 473 containing program base addresses corresponding to the threads. Execution of a computation may start

from a single thread, executing the main function of the program. A thread may initiate execution of another thread by means of a start instruction. The new thread executes in the same function context as the given thread. In other words, it uses the same data and code base register contents. A thread runs until it  
5 encounters a peripheral wait, or until it reaches a quit instruction.

The peripheral unit interface 420 is connected to the instruction processing unit 410 and the peripheral message unit 340 to transfer the peripheral information between the peripheral units 130 (Figure 1) and the instruction processing unit 410. The peripheral operation may be an input or an output operation. In one  
10 embodiment, an input or output operation is initiated by a message instruction that causes a command message to be transferred to a specified peripheral unit over the peripheral bus. The message instruction may be marked wait or no\_wait. If the message instruction is marked wait, it is expected that the peripheral unit will return a response message; the processing slice that issued the message-wait  
15 instruction will execute the following instructions of that thread only when the response message has been received over the peripheral bus.

In a peripheral operation, a command message includes a content part that contains data words from data registers specified in the message instruction. If a response message is returned, it contains one or more result phrases, each  
20 specifying a data word and a data register identifier; the slice puts each data word in the specified data register, and continues execution of the thread after processing the last result phrase.

The register file 430 has four sets of data registers. Each of the four sets of data registers corresponds to each of the four threads. The data registers store data  
25 or temporary items used by the threads. Peripheral operations may reference the data registers in the command or response message.

The condition code memory 440 stores four condition codes. Each of the condition codes corresponds to each of the four threads. The condition code includes condition bits that represent the conditions generated by the functional

unit 450. These condition bits include overflow, greater\_than, equal, less\_than conditions. The condition bits are set according to the type of the instruction being executed. For example, the compare instructions sets the greater\_than, equal, and less\_than condition bits and clears the overflow condition bit.

5           The functional unit 450 performs an operation specified in the dispatched instruction. The functional unit 450 performs all operations of the instruction set that manipulate values in the data registers. These operations include arithmetic and logical register operations, shift and selected bit operations. The operation performed by the functional unit 450 is determined by a decoded opcode value  
10       passed from the instruction decoder and dispatcher 416. The functional unit 450 has connections to the condition code memory 440 to set a thread's condition code according to the outcome of an arithmetic operation or comparison.

          The memory access unit 460 provides for read and write accesses to any of the four data memory banks 315<sub>1</sub> to 315<sub>4</sub> via the data memory switch 320 (Figure  
15       3). The memory access unit 460 has a base register unit 462 having four base registers to receive the base address used in address formation and for saving and restoring the base registers for the call and return instructions. Each of the four data base registers corresponds to each of the four threads.

          In one alternative embodiment of the invention, the instruction processing  
20       unit 410 may include M program base registers. Each of the M program base registers is associated with each of the M threads. The contents of a base register are added to the contents of the corresponding program counter to determine the location in the program memory from which the next instruction for the corresponding thread is to be fetched. An advantage of this scheme is that the  
25       branch target specified in the instruction that transfers control may be represented in fewer bits for local transfers.

          In one alternative embodiment of the invention, the memory access unit 460 may include a data base register unit 462 having M data base registers 462. Each of the M data base registers is associated with each of the M threads. The

contents of the appropriate base register are added to the corresponding program counter to form the effective address for selected instructions. This permits offset addressing to be used, leading to more compact programs.

Figure 5A is a diagram illustrating format of a command message 500 according to one embodiment of the invention. The command message 500 includes a processor identifier 505, a thread identifier 507, a message content 510, a peripheral address 520, and a command code 530.

The processor identifier 505 and the thread identifier 507 identifies the thread in the processor that issues the command so that the peripheral unit can direct a resulting response message to the correct processor and thread. This is necessary to allow peripheral units to be shared by threads executing on distinct processors.

The message content 510 is a sequence of N-bit words taken from the data registers specified in the message instruction. The message content 510 includes the data or operand to be used by the peripheral unit. For a DMA operation, the message content 510 may contain the starting address for the transfer in data memory, and a count indicating the number of words to be transferred. The peripheral address 520 specifies the address of the peripheral unit to perform the peripheral operation specified by the command code 530. The command code 530 specifies the peripheral operation performed by the peripheral unit corresponding to the address specified in the peripheral address 520.

Figure 5B is a diagram illustrating format of a response message 550 according to one embodiment of the invention. The response message 550 includes a thread identifier 560, K data register address  $570_1$  to  $570_K$ , K operation result  $580_1$  to  $580_K$ , and an end flag 590.

The thread identifier 560 specifies the thread that the response message is directed to. Usually, this thread is the thread that issued the command message to the peripheral unit. Each of the data register addresses  $570_1$  to  $570_K$  specifies the



data register in the register file 430 to store the corresponding one of K operation results 580<sub>1</sub> to 580<sub>K</sub>. Each of the operation results 580<sub>1</sub> to 580<sub>K</sub> is the result of the corresponding operation, which may include status information regarding the peripheral operation. The end flag 590 indicates the end of the response message

5 550.

Figure 6 is a diagram 600 illustrating peripheral operations according to one embodiment of the invention. The diagram 600 shows the interactions between the processing slice 310 and the peripheral unit 130. Although only one peripheral unit 130 is shown, it is contemplated that more than one peripheral

10 units may operate with the processing slice 310.

Within the processing slice 310, the begin cycle 610 starts an instruction execution cycle. Block 620 selects one or more instructions for execution. One or more instructions may be selected for execution concurrently. Suppose K instructions are selected for execution. Block 630<sub>1</sub> to Block 630<sub>K</sub> process

15 instruction 1 to instruction K, respectively. The details of the block 630<sub>k</sub>, where k = 1, . . . , K, are shown in Figure 7. Blocks 630<sub>1</sub> to 630<sub>K</sub> may terminate at the same time or at different times at the end cycle 640. Blocks 630<sub>1</sub> to 630<sub>K</sub> will interact with the peripheral unit 130 via the peripheral bus 260 via the peripheral bus 260 when they are processing message instructions.

Within the peripheral unit 130, there are processing blocks to receive and send peripheral messages via the peripheral bus 260. Block 650 receives the command message from the processing slice 310. Block 660 starts the I/O operation for the thread T as specified in the command message. Block 670 completes the I/O operation for thread T' where thread T' may or may not be the

25 same as thread T. The command message for thread T' may have been received by block 650 either earlier or later than the command message for thread T, due to out-of-order performance of operations by the peripheral unit. Block 680 sends a response message to indicate the completion of thread T' to the processing slice via the peripheral bus 260.

Figure 7 is a diagram illustrating the instruction processing block 630<sub>k</sub> shown in Figure 6 according to one embodiment of the invention. In this block, begin and end nodes 710 and 790, respectively, indicate the beginning and the end of the instruction processing block 630<sub>k</sub>.

5           Begin node 710 starts the instruction processing. Block 720 dispatches thread T according to the instruction type. If the instruction type is a non-message instruction, block 730 processes the instruction as appropriate. If the instruction is a message instruction, block 740 sends the command message to the peripheral unit 130. The command message is to be received by block 650 as shown in  
10       Figure 6. If the command message is a wait instruction, block 750 disables thread T and goes to the end node 790. If the command message is a non-wait instruction, block 780 indicates that the instruction is done and goes to the end node 790.

          Block 760 receives the response message for thread T' as sent from block  
15       680 shown in Figure 6. Then, block 770 enables thread T' if thread T' was disabled and then goes to block 780 to indicate that the instruction processing is done. Next, end node 790 indicates the end of the instruction processing block.

          While one or more threads are waiting for completion of peripheral operations, other threads may continue executing instructions that utilize  
20       functional unit and memory resources. In this way, higher average performance of the multi-thread processors may be achieved.

          While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other  
25       embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.

## CLAIMS

What is claimed is:

- 1           1.       An apparatus comprising:  
2           a peripheral bus coupled to a peripheral unit to transfer peripheral  
3           information including a command message specifying a peripheral operation; and  
4           a processing slice coupled to the peripheral bus to execute a plurality of  
5           threads, the plurality of threads including a first thread sending the command  
6           message to the peripheral unit.
- 1           2.       The apparatus of claim 1 wherein the peripheral unit is one of an  
2           input device and an output device.
- 1           3.       The apparatus of claim 1 wherein the peripheral operation is one of  
2           an input operation and an output operation.
- 1           4.       The apparatus of claim 1 wherein the command messages includes  
2           at least one of a message content, a peripheral address identifying the peripheral  
3           unit, and a command code specifying the peripheral operation.
- 1           5.       The apparatus of claim 1 wherein the peripheral information  
2           includes a response message sent from the peripheral unit to the processing slice,  
3           the response message indicating the peripheral operation is completed.

1           6.       The apparatus of claim 5 wherein the response message includes at  
2   least one of a thread identifier identifying the first thread, an operation result of  
3   the peripheral operation, a data register address specifying a data register in the  
4   processing slice to store the operation result, and a length indicator indicating  
5   length of the response message.

1           7.       The apparatus of claim 6 wherein the peripheral bus comprises:  
2           a bi-directional bus to transfer the command message from the processing  
3   slice to the peripheral unit and the response message from peripheral unit to the  
4   processing slice.

1           8.       The apparatus of claim 1 wherein the processing slice disables the  
2   first thread after sending the command message if the command message is a wait  
3   instruction.

1           9.       The apparatus of claim 1 wherein the first thread continues to  
2   execute after sending the command message if the command message is a non-  
3   wait instruction.

1           10.      The apparatus of claim 8 wherein the processing slice enables the  
2   first thread after receiving the response message from the peripheral unit if the  
3   first thread was disabled.

1           11.      The apparatus of claim 1 wherein the processing slice comprises:

2 an instruction processing unit to process instructions fetched from a  
3 program memory; and  
4 a thread control unit coupled to the instruction processing unit to manage  
5 initiating and termination of at least one of the plurality of threads.

1 12. The apparatus of claim 11 wherein the processing slice further  
2 comprises:

3 a memory access unit coupled to the instruction processing unit to provide  
4 access to one of a plurality of data memories via a data memory switch, the  
5 memory access unit having a plurality of data base registers, each of the data base  
6 registers corresponding to each of the threads; and

7 a functional unit coupled to the instruction processing unit to perform an  
8 operation specified in one of the instructions; and

9 a register file coupled to the instruction processing unit and the peripheral  
10 unit having a plurality of data registers, each of the data registers corresponding to  
11 each of the threads.

1 13. The apparatus of claim 12 wherein the instruction processing unit  
2 comprises:

3 an instruction fetch unit to fetch the instructions from the program memory  
4 using a plurality of program counters, each program counter corresponding to each  
5 of the threads;

6 an instruction buffer coupled to the instruction fetch unit to hold the  
7 fetched instructions; and

8 an instruction decoder and dispatcher coupled to the instruction buffer to  
9 decode the instructions and dispatch the decoded instructions to one of the  
10 memory access unit, the functional unit, and the peripheral unit;  
11 wherein the instructions are executed concurrently in a clock cycle.

1 14. A method comprising:

2 transferring peripheral information to a peripheral unit via a peripheral bus,  
3 the peripheral information including a command message specifying a peripheral  
4 operation; and

5 executing a plurality of threads by a processing slice, the plurality of  
6 threads including a first thread sending the command message to the peripheral  
7 unit.

1 15. The method of claim 14 wherein the peripheral unit is one of an  
2 input device and an output device.

1 16. The method of claim 14 wherein the peripheral operation is one of  
2 an input operation and an output operation.

1 17. The method of claim 14 wherein the command messages includes  
2 at least one of a message content, a peripheral address identifying the peripheral  
3 unit, and a command code specifying the peripheral operation.

1 18. The method of claim 14 wherein the peripheral information  
2 includes a response message sent from the peripheral unit to the processing slice,  
3 the response message indicating the peripheral operation is completed.

1           19.     The method of claim 18 wherein the response message includes at  
2     least one of a thread identifier identifying the first thread, an operation result of  
3     the peripheral operation, a data register address specifying a data register in the  
4     processing slice to store the operation result, and a length indicator indicating  
5     length of the response message.

1           20.     The method of claim 19 wherein transferring the peripheral  
2     information comprises:  
  
3                 transferring the command message from the processing slice to the  
4     peripheral unit and the response message from peripheral unit to the processing  
5     slice via a bi-directional bus.

1           21.     The method of claim 14 wherein executing the plurality of threads  
2     comprises disabling the first thread after sending the command message if the  
3     command message is a wait instruction.

1           22.     The method of claim 14 wherein executing the plurality of threads  
2     comprises continuing executing the first thread after sending the command  
3     message if the command message is a non-wait instruction.

1           23.     The method of claim 21 wherein executing the plurality of threads  
2     comprises enabling the first thread after receiving the response message from the  
3     peripheral unit if the first thread was disabled.

1           24.     The method of claim 14 wherein executing the plurality of threads  
2 comprises:

3           processing instructions fetched from a program memory by an instruction  
4 processing unit;

5           managing initiating and termination of at least one of the plurality of  
6 threads b a thread control unit.

1           25.     The method of claim 24 wherein executing the plurality of threads  
2 further comprises:

3           accessing to one of a plurality of data memories by a memory access unit  
4 via a data memory switch, the memory access unit having a plurality of data base  
5 registers, each of the data base registers corresponding to each of the threads;

6           performing an operation specified in one of the instructions by a functional  
7 unit; and

8           storing data in a register file having a plurality of data registers, each of the  
9 data registers corresponding to each of the threads.

1           26.     The method of claim 24 wherein processing instructions  
2 comprises:

3           fetching the instructions from the program memory using a plurality of  
4 program counters by an instruction fetch unit, each program counter  
5 corresponding to each of the threads;

6           holding the fetched instructions in an instruction buffer;



7            decoding the instructions and dispatching the decoded instructions by an  
8   instruction decoder and dispatcher to one of the memory access unit, the  
9   functional unit, and the peripheral unit; and  
10           executing the instructions concurrently in a clock cycle.

1           27.    A processing system comprising:  
2           a plurality of banks of data memory;  
3           a data memory switch coupled to the banks to data memory;  
4           a program memory to store a program;  
5           a peripheral bus coupled to a peripheral unit to transfer peripheral  
6   information including a command message specifying a peripheral operation; and  
7           a processing slice coupled to the peripheral bus to execute a plurality of  
8   threads, the plurality of threads including a first thread sending the command  
9   message to the peripheral unit.

1           28.    The processing system of claim 27 wherein the peripheral unit is  
2   one of an input device and an output device.

1           29.    The processing system of claim 27 wherein the peripheral  
2   operation is one of an input operation and an output operation.

1           30.    The processing system of claim 27 wherein the command messages  
2   includes at least one of a message content, a peripheral address identifying the  
3   peripheral unit, and a command code specifying the peripheral operation.

1           31.     The processing system of claim 27 wherein the peripheral  
2 information includes a response message sent from the peripheral unit to the  
3 processing slice, the response message indicating the peripheral operation is  
4 completed.

1           32.     The processing system of claim 31 wherein the response message  
2 includes at least one of a thread identifier identifying the first thread, an operation  
3 result of the peripheral operation, a data register address specifying a data register  
4 in the processing slice to store the operation result, and a length indicator  
5 indicating length of the response message.

1           33.     The processing system of claim 32 wherein the peripheral bus  
2 comprises:  
3           a bi-directional bus to transfer the command message from the processing  
4 slice to the peripheral unit and the response message from peripheral unit to the  
5 processing slice.

1           34.     The processing system of claim 27 wherein the processing slice  
2 disables the first thread after sending the command message if the command  
3 message is a wait instruction.

1           35.     The processing system of claim 27 wherein the first thread  
2 continues to execute after sending the command message if the command message  
3 is a non-wait instruction.

1           36.     The processing system of claim 34 wherein the processing slice  
2 enables the first thread after receiving the response message from the peripheral  
3 unit if the first thread was disabled.

1           37.     The processing system of claim 27 wherein the processing slice  
2 comprises:

3           an instruction processing unit to process instructions fetched from a  
4 program memory; and

5           a thread control unit coupled to the instruction processing unit to manage  
6 initiating and termination of at least one of the plurality of threads.

1           38.     The processing system of claim 37 wherein the processing slice  
2 further comprises:

3           a memory access unit coupled to the instruction processing unit to provide  
4 access to one of a plurality of data memories via a data memory switch, the  
5 memory access unit having a plurality of data base registers, each of the data base  
6 registers corresponding to each of the threads;

7           a functional unit coupled to the instruction processing unit to perform an  
8 operation specified in one of the instructions; and

9           a register file coupled to the instruction processing unit and the peripheral  
10 unit having a plurality of data registers, each of the data registers corresponding to  
11 each of the threads.

1           39.     The processing system of claim 38 wherein the instruction  
2     processing unit comprises:  
  
3           an instruction fetch unit to fetch the instructions from the program memory  
4     using a plurality of program counters, each program counter corresponding to each  
5     of the threads;  
  
6           an instruction buffer coupled to the instruction fetch unit to hold the  
7     fetched instructions; and  
  
8           an instruction decoder and dispatcher coupled to the instruction buffer to  
9     decode the instructions and dispatch the decoded instructions to one of the  
10    memory access unit, the functional unit, and the peripheral unit;  
11           wherein the instructions are executed concurrently in a clock cycle.

1           40.     A processing system comprising:  
  
2           a plurality of multi-thread processors;  
  
3           a plurality of peripheral units;  
  
4           a peripheral bus coupled to the peripheral units to transfer peripheral  
5     information between the multi-thread processors and the peripheral units, the  
6     peripheral information including a command message sent from one of the multi-  
7     thread processors to one of the peripheral units by a thread executing a message  
8     instruction.

1           41.     A processing system comprising:

2 a multi-thread processor having program base registers and data base  
3 registers;  
4 at least one peripheral units;  
5 a peripheral bus coupled to the at least one peripheral unit to transfer  
6 peripheral information between the multi-thread processor and the at least one  
7 peripheral unit, the peripheral information including a command message sent  
8 from one of the multi-thread processors to one of the peripheral units by a thread  
9 executing a message instruction.

[illegible][illegible]




FIG. 1




FIG. 2







FIG. 3






FIG. 5A




FIG. 5B




FIG. 6




FIG. 7

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or any original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

### Multi-Thread Peripheral Processing Using Dedicated Peripheral Bus

the specification of which ☒ is attached hereto.  
☐ was filed on \_\_\_\_\_ as \_\_\_\_\_  
United States Application Number \_\_\_\_\_  
or PCT International Application Number \_\_\_\_\_  
and was amended on \_\_\_\_\_  
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

#### Prior Foreign Application(s):

APPLICATION NUMBER	COUNTRY (OR INDICATE IF PCT)	DATE OF FILING (day, month, year)	PRIORITY CLAIMED UNDER 37 USC 119
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes
			<input type="checkbox"/> No <input type="checkbox"/> Yes

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

APPLICATION NUMBER	FILING DATE
60/166,686	November 19, 1999

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION NUMBER	FILING DATE	STATUS (ISSUED, PENDING, ABANDONED)

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to:

Thinh V. Nguyen, Reg. No. 42,034, BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP

(Name of Attorney or Agent)

12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025 and direct telephone calls to:

Thinh V. Nguyen, (714) 557-3800.

(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor (given name, family name)

Jack B. Dennis

Inventor's Signature

*Jack B. Dennis*

Date

17 November 2000

Residence

Belmont, Massachusetts USA

(City, State)

Citizenship

USA

(Country)

Mailing Address

55 Wellesley Road

Belmont, Massachusetts 02478 USA

Full Name of Second/Joint Inventor (given name, family name)

Sam B. Sandbote

Inventor's Signature

*SB Sandbote*

Date

11/17/2000

Residence

Reston, Virginia USA

(City, State)

Citizenship

USA

(Country)

Mailing Address

1988 Crescent Park Drive

Reston, Virginia 20190 USA

Docket No. 004800.P004

32

Appendix A

I hereby appoint BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, a firm including: William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. 42,261; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Lisa N. Benado, Reg. No. 39,995; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadiconi, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; R. Alan Burnett, Reg. No. 46,149; Gregory D. Caldwell, Reg. No. 39,926; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Donna Jo Coningsby, Reg. No. 41,684; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, Reg. No. P46,503; Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; George Fountain, Reg. No. 36,374; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Walter T. Kim, Reg. No. 42,731; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; George B. Leavell, Reg. No. 45,436; Gordon R. Lindeen III, Reg. No. 33,192; Jan Carol Little, Reg. No. 41,181; Kurt P. Leyendecker, Reg. No. 42,799; Joseph Lutz, Reg. No. 43,765; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Clive D. Menezes, Reg. No. 45,493; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Kenneth B. Paley, Reg. No. 38,989; Marina Portnova, Reg. No. P45,750; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey S. Schubert, Reg. No. 43,098; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; Joseph A. Twarowski, Reg. No. 42,191; Thomas A. Van Zandt, Reg. No. 43,219; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Firasat Ali, Reg. No. 45,715; and Justin M. Dillon, Reg. No. 42,486; Raul Martinez, Reg. No. 46,904; my patent agents, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (714) 557-3800, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.